

*Fig. 1*




Fig. 2








Fig. 3A

312 TOP:TOP 314



329

Fig. 3B

320





Fig. 3C

*Fig. 3D*






Fig. 4A




Fig. 4B

ENTITY FXUCHK IS

```
PORT( S_IN      : IN std_ulogic;
       Q_IN      : IN std_ulogic;
       R_IN      : IN std_ulogic;
       clock     : IN std_ulogic;
       fails     : OUT std_ulogic_vector(0 to 1);
       counts    : OUT std_ulogic_vector(0 to 2);
       harvests  : OUT std_ulogic_vector(0 to 1));
);
```

450

452 {  
-!! BEGIN  
-!! Design Entity: FXU;

453 {  
-!! Inputs  
-!! S\_IN => B.C.S;  
-!! Q\_IN => A.Q;  
-!! R\_IN => R;  
-!! CLOCK => clock;  
-!! End Inputs

454 {  
-!! Fail Outputs;  
-!! 0 : "Fail message for failure event 0";  
-!! 1 : "Fail message for failure event 1";  
-!! End Fail Outputs;

440

455 {  
-!! Count Outputs;  
-!! 0 : <event0> clock;  
-!! 1 : <event1> clock;  
-!! 2 : <event2> clock;  
-!! End Count Outputs;

451

456 {  
-!! Harvest Outputs;  
-!! 0 : "Message for harvest event 0";  
-!! 1 : "Message for harvest event 1";  
-!! End Harvest Outputs;

457 { -!! End;

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

458

Fig. 4C





Fig. 4D

44

Fig. 4E



0000000000000000




Fig. 5A {420

*Fig. 5B*





Fig. 6A






Fig. 6B




Fig. 7




FIG. 8

(Prior Ant)

entity fsm; fsm

850




FIG. 8A

(Prior Art)

entity FGM T3

PORT C

.... ports for entity fm ...

3

## Architecture fsm of fsm IS

BEGAN

.... HDL code for FSM and rest of the entity. ....

fsm-state(0 to 2) ∈ ... signal 801 ...

853	-- !! Embedded Fsm	: exampleFsm;
859	-- !! clock	: (fsm_clock);
854	-- !! state_vector	: (Fsm_state(0 to 2));
855	-- !! states	: (s0, s1, s2, s3, s4);
856	-- !! state_encoding	: ('000', '001', '010', '011', '100');
857	-- !! arcs	: (s0 => s0, s0 => s1, s0 => s2, s1 => s2, s1 => s3, s2 => s2, s2 => s3, s3 => s4, s4 => s0);
858	-- !! end Fsm;	

END;

FIG. 8B

entity FSM:FSM

850




FIG. 9




FIG. 10A

00062011 2012 15260




FIG 10C

